


Fig. 1









Fig. 3A












Fig. 4A




ENTITY FXUCHK IS S_IN Q_IN R_IN IN std ulogic; PORT(IN std ulogic; IN std ulogic; -450 : IN std_ulogic; : OUT std_ulogic_vector(0 to 1); : OUT std_ulogic_vector(0 to 2); IN std ulogic; clock fails counts OUT std ulogic vector(0 to 1); harvests); --!! BEGIN --!! Design Entity: FXU; --!! Inputs --!! S IN => B.C.S; --!! Q IN => A.Q; --!! R IN => R; --!! CLOCK => clock; --!! End Inputs B.C.S; --!! Fail Outputs; --!! 0 : "Fail message for failure event 0"; --!! 1 : "Fail message for failure event 1"; --!! End Fail Outputs; 440 -451 455 = -!! Count Outputs; --!! 0 : <event0 > clock; --!! 1 : <event1 > clock; --!! 2 : <event2 > clock; --!! End Count Outputs; 4 5 6 --!! Harvest Outputs; --!! 0 : "Message for harvest event 0"; --!! 1 : "Message for harvest event 1"; --!! End Harvest Outputs; 457 **⟨** --!! End; ARCHITECTURE example of FXUCHK IS **BEGIN** ... HDL code for entity body section ... >458 END;


Fig. 4C





11/33





12/33














Fig. 8A Prior Art

18/33




Fig. 8B Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
     ARCHITECTURE FSM OF FSM IS
     BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
      853 <-!! Embedded FSM: examplefsm;
      859 \ --!! clock
                                : (fsm clock);
      8 5 4 -{ --!! state_vector : (fsm_state(0 to 2));
      8 5 5 √ --!! states
                            : (S0, S1, S2, S3, S4);
                                                                        -852 ≻860
      8 5 6 -{ --!! state_encoding : ('000', '001', '010', '011', '100');
                              : (S0 = > S0, S0 = > S1, S0 = > S2,
             --!! arcs
                               (S1 = > S2, S1 = > S3, S2 = > S2,
      8574
              --!!
                                (S2 = > S3, S3 = > S4, S4 = > S0);
      858 --!! End FSM;
     END;
```

Fig. 80




Fig. 9








Fig. 10B



 \sim 1030 \sim 1034 \sim 103 \sim 1034 \sim 1034 \sim 103 \sim 103


Fig. 10D



```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C



```
ENTITY X IS
        PORT(
            );
     ARCHITECTURE example of X IS
     BEGIN
       ... HDL code for X ...
                                            -1220
      Y:Y
PORT MAP( : : );
```

Fig. 12B





Fig. 13A

28/33




```
ENTITY OVR IS
                                 IN std_ulogic_vector(0 .. 4);
     PORT(
                ... other ports as required ...
                                                             c1362
                                    OUT std_ulogic_vector(0 .. 4);
                                    OUT std_ulogic
                                             ر
1363
             );
 --!! BEGIN
 --!! Design Entity: FOO;
                                                                             1340
 --!! Inputs (0 to 4)
 -!! R_IN = > \{R(0 .. 4)\};
  ... other ports as needed ...
                                                                 1351
  --!! :
  --!! End Inputs
  --!! Outputs
--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs
  --!! End
   ARCHITECTURE example of OVR IS
   BEGIN
         ... HDL code for entity body section ...
    END;
```


Fig. 13C

```
ENTITY FOO IS
     PORT(
       );
  ARCHITECTURE example of FOO IS
  BEGIN
```

Fig. 13D







```
ENTITY DET IS
                                                    IN std_ulogic;
                  PORT(
                                                    IN std_ulogic_vector(0 to 5);
                                                    IN std_ulogic;
                              C
                                                    IN std_ulogic;
                                                     OUT std_ulogic_vector(0 to 2);
                               event x
                                                     OUT std ulogic;
                              x_here
                          );
            --!! BEGIN
--!! Design Entity: LM;
            -!! B => P.Q.B;

-!! C => P.C;

-!! D => D;

-!! End Inputs
                                                                                              1480
1491
            --!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
             --!! End;
            ARCHITECTURE example of DET IS
            BEGIN ... HDL code ...
1492-
             END;
```

Fig. 14C